



Koilarik eragariaz Lanbete eta garapenerako unibertsitatearen garapenean parte hartu eta zabaldu.




Desarrollamos y/o adaptamos herramientas de software para el control de sistemas.

Helburuak



Berretsi denbark aginduta, kontrolagailu jarraituen erantun baliabidea duen kontrol-sistema digital modulara, txertatu eta autonomo FPGA baten implementazioa eta kontrola gauzatu.



Metodologia eta erabilitako tresnak



Deskribapen orokorra



Laburbilduz

- Abstrakzio-maila baxuko garapen osoa.
- Esperimentalki balidatutako sistema.
- Azterketa bibliografiko zabala.
- Irudien eta bestelako baliabideen biltegi irekia.
- Plataforma ezberdinetan, tresna ireki eta askeekin egindako dokumentazioa.





Universidad del País Vasco Euskal Herriko Unibertsitatea



INDUSTRIA INGENIARITZA TEKNIKOKO UNIBERTSITATE ESKOLA
ESCUELA UNIVERSITARIA DE INGENIERIA TÉCNICA INDUSTRIAL

Kontrol esparruan ikasketa eta garapenerako oinarritzko ingurune praktikoa, irekia eta askea



discrete_control, PID, real_time, matlab_simulink, xilinx_ise, fpga_spartan3

IKASLEAREN DATUAK

Unai Martinez Corral
umartinez012@ikasle.ehu.es

ZUZENDARIAREN DATUAK

Koldo Basterretxea Oyarzabal
koldo.basterretxea@ehu.es

Helburuak

Benetako denborak aginduta, kontrolagailu jarraituaren erantzun baliokidea duen kontrol-sistema digital modularra, txertatua eta autonomoa FPGA batean implementatzea eta kontrola gauzatzea.



Modularra



Real-time



Txertatua



Autonomoa





Hiztuna




Erabilerraza

Plantaren modelo ahalik eta egiazkoa lortzea



Kontrolagailua doitzea



Arkitektura ezberdinak konparatzea

Monitorizazio eta kontrolerako modulu periferikoak deskribatzea

Modelo diskretuarekin ezberdintasunak aztertzea



autonomia FPGA batean implementatzea eta kontrola gauzatzea.



Modularra



Real-time



Txertatua



Autonomia




Hiztuna




Erabilerraza

Plantaren modelo ahalik eta egiazkoa lortzea



Digilent PmodHB3™
2A H-Bridge



Kontrolagailua doitzea

Modelo diskretuarekin
ezberdintasunak aztertzea

Arkitektura ezberdinak konparatzea

Monitorizazio eta kontrolerako modulu
periferikoak deskribatzea



Helburuak

Benetako denborak aginduta, kontrolagailu jarraituaren erantzun baliokidea duen kontrol-sistema digital modularra, txertatua eta autonomoa FPGA batean implementatzea eta kontrola gauzatzea.



Modularra



Real-time



Txertatua



Autonomoa



Hiztuna




Erabilerraza



Metodologia eta erabilitako tresnak

1. Begizta osatzen duten elementuen modelo matematikoa aztertzea, aukeratzeta eta parametroak identifikatzea.
2. Konputagailuz burututako simulazio numerikoaz sistema osoaren modeloa balidatzea eta PID kontrolagailu jarraitua doitzea.
3. PID kontrolagailu diskretuaren egitura aukeratzeta eta laginketa-maiztasunaren ikasketa burutzeta.
4. Arkitektura ezberdinetan kalkuluak koma finkoan egiteko adierazpenak aukeratzeta.
5. Bit-zehatza eta ziklo-zehatza den simulazio ingurunean modelo ezberdinen erantzunak konparatzea.
6. Sintesirako, mapa egiteko eta diseinua implementatzeko software ingurune integratuz PID kontrolagailua VHDL lengoian deskribatzea.
7. Sistema osatzeko, egoera finituko makinatan eta erregistroetan oinarritutako modulu periferikoak deskribatzea: kodetzaila inkremental birakariak, PWM modulagailua, H-zubia babesteko logika, VGA, LCD...
8. Sistema balidatzea:
 - Blackbox
 - Azterketa kasu zehatza: Spartan3E Starter Kit, MV541 maketa eta PmodHB3.



1.

Begizta osatzen duten elementuen modelo matematikoak aztertzea, aukeratzea eta parametroak identifikatzea.

2.

Konputagailuz burututako simulazio numerikoaz sistema osoaren modeloa balidatzea eta PID kontrolagailu jarraitua doitzea.

1.

Begizta osatzen duten elementuen modelo matematikoak aztertzea, aukeratzea eta parametroak identifikatzea.

2.

Konputagailuz burututako simulazio numerikoaz sistema osoaren modeloa balidatzea eta PID kontrolagailu jarraitua doitzea.

Udako irakurketa

3.



PID kontrolagailu diskretuaren egitura aukeratzea eta laginketa-maiztasunaren ikasketa burutzea.

4.



Arkitektura ezberdinetan kalkuluak koma finkoan egiteko adierazpenak aukeratzea.

3.

PID kontrolagailu diskretuaren egitura aukeratzea eta laginketa-maiztasunaren ikasketa burutzea.

4.

Arkitektura ezberdinetan kalkuluak koma finkoan egiteko adierazpenak aukeratzea.

d e i a d u i l l a k

5.



Bit-zehatza eta ziklo-zehatza den simulazio ingurunean modelo ezberdinen erantzunak konparatzea.

6.



Sintesisirako, mapa egiteko eta diseinua inplementatzeko software ingurune integratuan PID kontrolagailuaren lengoaian deskribatzea.

5.

Bit-zehatza eta ziklo-zehatza den simulazio ingurunean modelo ezberdinen erantzunak konparatzea.

6.

Sintesisirako, mapa egiteko eta diseinua inplementatzeko software ingurune integratuan PID kontrolagailua VHDL lengoaian deskribatzea.



tresnak

7.

Sistema osatzeko, egoera finituko makinetan eta erregistroetan oinarritutako modulu periferikoak deskribatzea: kodetzaile inkremental birakariak, PWM modulagailua, H-zubia babesteko logika, VGA, LCD...

8.

Sistema balidatzea:

- Blackbox
- Azterketa kasu zehatza: Spartan3E Starter Kit, MV541 maketa eta PmodHB3.

7.


Sistema osatzeko, egoera finituko makinetan eta erregistroetan oinarritutako modulu periferikoak deskribatzea: kodetzaile inkremental birakariak, PWM modulagailua, H-zubia babesteko logika, VGA, LCD...

8.

Sistema balidatzea:

- **Blackbox**
- **Azterketa kasu zehatza: Spartan3E Starter Kit, MV541 maketa eta PmodHB3.**

- 1. matematikoak aztertea, aukeratzea eta parametroak identifikatzea.
- 2. Konputagailuz burututako simulazio numerikoaz sistema osoaren modeloa balidatzea eta PID kontrolagailu jarraitua dotzea.
- 3. aukeratzea eta laginketa-maiztasunaren ikasketa burutzea.
- 4. Arkitektura ezberdinetan kalkuluak koma finkoa egiteko adierazpenak aukeratzea.
- 5. ingurunean modelo ezberdinen erantzunak konparatzea.
- 6. Sintesirako, mapa egiteko eta diseinua implementatzeko software ingurune integratuan PID kontrolagailua VHDL lengoian deskribatzea.
- 7. oinarritutako modulu periferikoak deskribatzea: koertzare inkremental birakariak, PWM modulagailua, H-zubia babesteko logika, VGA, LCD...
- 8. Sistema balidatzea:
 - Blackbox
 - Azterketa kasu zehatza: Spartan3E Starter Kit, MV541 maketa eta PmodHB3.



De



Identifikazioa

First Order Transfer function: $\frac{K}{\tau s + 1}$

First Order Plus Delay Transfer function: $\frac{K}{\tau s + 1} e^{-\alpha s}$

Discrete First Order Plus Delay Transfer function: $z^{-\text{round}(\frac{\alpha}{T_s})} \frac{K \cdot T_s}{z - e^{-\frac{T_s}{\tau}}}$

planta eta
sarrera-irteerak


ENTITIRAZIO

First Order Transfer function: $\frac{K}{\tau s + 1}$

First Order Plus Delay Transfer function: $\frac{K}{\tau s + 1} e^{-\alpha s}$

Discrete First Order Plus Delay Transfer function: $z^{-\text{round}(\frac{\alpha}{T_s})} \frac{\frac{K \cdot T_s}{\tau}}{z - e^{-\frac{T_s}{\tau}}}$





Identifikazioa

planta eta sarrera-irteerak

1. ordeneko planta arrunta

Jarraitua

Diskretua

Begizta itxia

ZOH

malgua parametrizatua

Egitura

Forward (Euler)
 Backward difference
 Tustin / bilinear

setup time
 rise time
 overshoot

Doiketa

P, I, D
 K_p, K_i, K_d


TF propioa

BW/Ts


real-time gainlaginketa

1. ordeneko


planta arrunta



Begizta itxia




ZOH



malgva


parametrizata




Egitura


$$\frac{U(s)}{E(s)} = K_p + K_i \cdot \frac{1}{s} + K_d \cdot s$$

Forward (Euler) Backward difference Tustin / bilinear





Euler / Backward




$$T_s \cdot E(k-1)$$

edo

$$T_s \cdot E(k)$$



Tustin



$$\frac{T_s}{2} \cdot (E(k) - E(k-1)) + T_s \cdot E(k-1)$$

$$T_s \cdot \frac{E(k) + E(k-1)}{2}$$

/ bilinear




setup time

rise time

overshoot





Doiketa

| | | | | |
|-----|-------|--|------------|---------|
| P | 6 | $\left\{ \begin{array}{ll} \text{Step time} & .01s \\ \text{Rise time} & 0.5s \\ \text{Setting time} & 1.0s \\ \text{Overshoot} & 2.5\% \end{array} \right.$ | Values | (0 : 1) |
| I | 0.125 | | Rise | 90% |
| D | 0.25 | | Setting | 1.5% |
| | | | Undershoot | 1.5% |

P, I, D

K_p, K_i, K_d

$$K_p = P$$


$$K_i = \frac{I \cdot T_s}{2}$$

$$K_d = \frac{D}{T_s}$$

TF

propioa






BW/Ts


$$\frac{U(s)}{E(s)} = K_p \left(1 + \frac{1}{T_i \cdot s} + T_d \cdot s \right) \frac{1}{T_f \cdot s + 1} = \left(K_p + \frac{K_i}{s} + K_d \cdot s \right) \frac{1}{T_f \cdot s + 1}$$

real-time gainlaginketa


Wescott $10 \cdot F_{cl} < F_s < 20 \cdot F_{cl}$
Santina et al. $10 \cdot F_{cl} < F_s < 40 \cdot F_{cl}$
Franklin et al. $\frac{\omega_0}{0,3} < F_s < \frac{\omega_0}{0,08}$



| F_s | ∞ | $F_{Shannon}$ | $BW \cdot 5$ | $BW \cdot 10$ | $BW \cdot 30$ | $BW \cdot 50$ | $BW \cdot 100$ |
|------------------|----------|---------------|--------------|---------------|---------------|---------------|----------------|
| $T_s(\text{ms})$ | 0 | 550 | 220 | 110 | 36,67 | 22 | 11 |




| | | | | | | | |
|------------|----------|---------------|--------------|---------------|---------------|---------------|----------------|
| | | | | | | | |
| F_s | ∞ | $F_{Shannon}$ | $BW \cdot 5$ | $BW \cdot 10$ | $BW \cdot 30$ | $BW \cdot 50$ | $BW \cdot 100$ |
| T_s (ms) | 0 | 550 | 220 | 110 | 36,67 | 22 | 11 |



koma finkoa





koma finkoa



| Definizio | Konstanta | Bidaiatza | Sistema |
|-----------|-----------|-----------|---------|
| K | K | Gain | Gain |
| N | N | Gain | Gain |
| T_s | T_s | Gain | Gain |
| T | T | Gain | Gain |
| T_d | T_d | Gain | Gain |
| T_i | T_i | Gain | Gain |
| T_f | T_f | Gain | Gain |
| T_g | T_g | Gain | Gain |
| T_h | T_h | Gain | Gain |
| T_j | T_j | Gain | Gain |
| T_k | T_k | Gain | Gain |
| T_l | T_l | Gain | Gain |
| T_m | T_m | Gain | Gain |
| T_n | T_n | Gain | Gain |
| T_o | T_o | Gain | Gain |
| T_p | T_p | Gain | Gain |
| T_q | T_q | Gain | Gain |
| T_r | T_r | Gain | Gain |
| T_s | T_s | Gain | Gain |
| T_t | T_t | Gain | Gain |
| T_u | T_u | Gain | Gain |
| T_v | T_v | Gain | Gain |
| T_w | T_w | Gain | Gain |
| T_x | T_x | Gain | Gain |
| T_y | T_y | Gain | Gain |
| T_z | T_z | Gain | Gain |



System Generator





System G

| Zehatza | Konstantea | Blokearen izena | Seinale mota |
|--|---|-----------------|--------------|
| 6 $K_p = P$ | 6 $\Delta 0$ $\% 0$ | Gateway In ref | Fix_12_8 |
| | | Gateway In feed | Fix_12_8 |
| | | dif_act | Fix_13_8 |
| | | dif_pre | Fix_13_8 |
| | | Kp | Fix_16_8 |
| $6,875 \cdot 10^{-4}$ $K_i = \frac{I \cdot T_s}{2}$ | $6,714 \cdot 10^{-4}$ $\Delta 1,61 \cdot 10^{-5}$ $\% 2,3418$ | int_sum | Fix_14_8 |
| | | Ki | Fix_28_22 |
| | | int_out | Fix_29_22 |
| | | int_mem | Fix_29_22 |
| | | der_dif | Fix_14_8 |
| $22,7272$ $K_d = \frac{D}{T_s}$ | $22,73$ $\Delta 2,73 \cdot 10^{-3}$ $\% 0,012$ | Kd | Fix_25_14 |
| | | add_out1 | Fix_26_14 |
| | | add_out2 | Fix_35_22 |



Jarraitua Iragazia

Diskretua


Diskretua (sysgen)

PID kontroladorea

Liburutegiak

Entitatea

Arkitektura



parametrizatua

antiwindup


VHDL deskribapena

LCD

VGA

Sarrera (irakurketa)

Irteera (eragitea)



```

-- r(k) - y(k)
dif_act <= resize(ref,aswl) - resize(feed,aswl);

-- e(k)+e(k-1)
int_sum <= resize(dif_act,aswl+1) + resize(dif_pre,aswl+1);
-- e(k)-e(k-1)
der_dif <= resize(dif_act,aswl+1) - resize(dif_pre,aswl+1);

-- up(k)=Kp*e(k)
pro_out <= shift_right(resize(kp*dif_act,mwl),pbp-minbp);
-- Ki*(e(k)+e(k-1))
int_mult <= shift_right(resize(ki*int_sum,mwl+1),ibp-minbp);
-- ud(k)=Kd*(e(k)-e(k-1))
der_out <= shift_right(resize(kd*der_dif,mwl+1),dbp-minbp);

-- ui(k)=Ki*(e(k)+e(k-1))+ui(k-1)
int_tosat <= resize(int_mult,oswl+1) + resize(int_rem,oswl+1);

-- u(k)=up(k)+ud(k)+uisat(k)
out_tosat <= resize(pro_out,oswl+1) +
  resize(int_out,oswl+1) +
  resize(der_out,oswl+1);

-- Kontrol seinalea moztea
o <= out_sat(oswl-1 downto oswl-o_wl);

```

$$K_p = P \quad K_i = \frac{I \cdot T_s}{2} \quad K_d = \frac{D}{T_s}$$

$$pro_{out} \quad U_p(k) = K_p \cdot E(k)$$

$$int_{out} \quad U_i(k) = K_i \cdot (E(k) + E(k-1)) + U_i(k-1)$$

$$der_{out} \quad U_d(k) = K_d \cdot (E(k) - E(k-1))$$



```



-- ui(k) -> uisat(k)
INTSAT: anie_sat
  generic map (oswl+1,oswl)
  port map (int_tosat,int_out);

-- u(k) -> usat(k)
OUTSAT: anie_sat
  generic map (oswl+1,oswl)
  port map (out_tosat,out_sat);

```

Blackbox






Jarraitua Iragazia Diskretua Diskretua (blackbox)

PID kontroladorea

Liburutegiak

Entitatea

Arkitektura



parametrizatua

antiwindup




VHDL deskribapena


LCD


VGA

Sarrera (irakurketa)

Irteera (eragitea)








PID kontroladorea

Liburutegiak

Entitatea

Arkitektura



parametrizatua

antiwindup

VHDL deskribapena


LCD

VGA

Sarrera (irakurketa)

Irteera (eragitea)

Deskribapen orokorra



Spartan3E Starter Kit

5 VDC, 2A Supply
100-240V AC Input
50-60 Hz



USB2
JTAG & SPI Flash
programming

test VGA



trigger menu

loop menu
pause





loop menu




%000,0






$$\frac{2 \cdot var + var \cdot z^{-1} + var \cdot z^{-2}}{4}$$






- REF ● ●
- VAR ● ●
- OUT ● ●








VCC (3.3 V)
 GND
 SB


encoder



trigger mode SB SA EN DIR loop mode NC

trigger mode

loop mode {
 0 - closed loop
 1 - open loop




RST SMOOTH EN DIR

trigger mode
 1 - X1
 2 - X2
 3 - X4

$$\frac{2 \cdot var + var \cdot z^{-1} + var \cdot z^{-2}}{4}$$

LCD



RS

2 · v

test VGA




**trigger
menu**



**loop
menu**



pause



Spartan3E Starter Kit

5 VDC, 2A Supply
100-240V AC Input
50-60 Hz








USB2
JTAG & SPI Flash
programming

test VGA


trigger menu

loop menu
pause

loop menu



$$\frac{2 \cdot var + var \cdot z^{-1} + var \cdot z^{-2}}{4}$$



LCD

VGA

Azterketa kasua

 Identifikazioa

Sarrera (irakurketa)

 Irteera (eragitea)

 Plantaren
modelo


Ts

1995-01-01 1995-01-01 1995-01-01 (Continued)

| | $\bar{X}_1 = 5000$ | $\bar{X}_2 = 10000$ |
|----|--------------------|---------------------|
| X1 | 5 | 10 |
| X2 | 10 | 20 |
| X3 | 20 | 50 |





Doiketa 

AZTERRETA RASUA







Identifikazioa






Plantaren modeloa








For validation purposes the simulation mode can be set to PWM in both the Controlled PWM and H-Bridge blocks.

en


a






Doiketa


| | | | |
|-----|-------|---|---|
| P | 1.625 | Step time .01 Rise time .275 Setting time .65 Overshoot 2.5% | Values (0 : .75) Rise 90% Setting 2.5% Undershoot 2.5% |
| I | 6.25 | | |
| D | 0.075 | | |
| | | | |



Jarraitua Iraguzia Diskretua



Jarraitua Iragazia



Diskretua


T_s

$$\frac{1200 \cdot 50}{60} \cdot T_s \cdot \text{modua} = 1000 \cdot \text{modua} \quad \left(\frac{\text{inpultsu}}{\text{laginketa}} \right)$$


| | $T_s = 5ms$ | $T_s = 10ms$ |
|----|-------------|--------------|
| X1 | 5 | 10 |
| X2 | 10 | 20 |
| X4 | 20 | 40 |

Sintesia

Inplementazio fisikoaren ikuspegi teknologikoa




anie-tiny




anie

Inplementazio fisikoaren ikuspegi teknologikoa



anie-tiny



anie



Muntaia egitea
Kontrola gauzatzea



Neurketak

| Logic Utilization | m60000 | | m60 | | |
|----------------------------------|--------|-----------|-------|-----------|-------|
| | Used | Available | Used | Available | |
| Number of Slice Flip Flops | 412 | 4% | 584 | 6% | 9,312 |
| Number of Circuit LUTs | 989 | 10% | 1,590 | 16% | 9,312 |
| Number of Occupied Slices | 621 | 13% | 1,309 | 27% | 4,656 |
| Total Number of 4-Input LUTs | 1,004 | 10% | 1,865 | 17% | 9,312 |
| Number used as logic | 993 | | 1,859 | | |
| Number used as a register | 69 | | 130 | | |
| Number used for Dual Port RAM | 32 | | 32 | | |
| Number used as Shift registers | 5 | | 5 | | |
| Number of block IOs | 50 | 12% | 36 | 10% | 224 |
| Number of BRAMs | 4 | 20% | 4 | 20% | 20 |
| Number of BIFGMCUs | 7 | 28% | 3 | 37% | 24 |
| Number of DCMs | 2 | 50% | 2 | 50% | 4 |
| Number of MUX18K1890s | 7 | 35% | 12 | 50% | 20 |
| Average Fanout of Non-Clock Nets | 3.21 | | 3.21 | | |

Speed Grade: -4
Minimum period: 19,410 ns
Maximum Frequency: 51,520 MHz
Min. input arrival time before clock: 20,314 ns 19,207 ns
Max. output required time after clock: 40,600 ns
Max. combinational path delay: 14,622 ns 14,632 ns
antic-104 antic

| Logic Utilization | <i>anie-tiny</i> | | <i>anie</i> | | Available |
|----------------------------------|------------------|-----|-------------|-----|-----------|
| | Used | | Used | | |
| Number of Slice Flip Flops | 412 | 4% | 583 | 6% | 9,312 |
| Number of 4 input LUTs | 938 | 10% | 1,529 | 16% | 9,312 |
| Number of occupied Slices | 624 | 13% | 1,009 | 21% | 4,656 |
| Total Number of 4 input LUTs | 1,004 | 10% | 1,665 | 17% | 9,312 |
| Number used as logic | 903 | | 1,492 | | |
| Number used as a route-thru | 66 | | 136 | | |
| Number used for Dual Port RAMs | 32 | | 32 | | |
| Number used as Shift registers | 3 | | 5 | | |
| Number of bonded IOBs | 29 | 12% | 36 | 15% | 232 |
| Number of RAMB16s | | | 4 | 20% | 20 |
| Number of BUFGMUXs | 7 | 29% | 9 | 37% | 24 |
| Number of DCMs | 2 | 50% | 2 | 50% | 4 |
| Number of MULT18X18SIOs | 7 | 35% | 10 | 50% | 20 |
| Average Fanout of Non-Clock Nets | 3.24 | | 3.21 | | |

| | | |
|---|------------------|-------------|
| Speed Grade: | -4 | |
| Minimum period: | 19,410 ns | |
| Maximum Frequency: | 51,520 MHz | |
| Min. input arrival time before clock: | 20,314 ns | 19,267 ns |
| Max. output required time after clock: | 40,600 ns | |
| Max. combinational path delay: | 14,622 ns | 14,632 ns |
| | <i>anie-tiny</i> | <i>anie</i> |



Koordinatzailek, irakasleak eta irakasleak, irakasleak eta irakasleak




Helburuak

Berretzi denbora, agindua, kontrolagailu jarraituen erantun baliabidea eta kontrol-sistema digital modularekin, tartaratu eta autonomo FPGA baten implementazioa eta kontrola gauzatu.



Metodologia eta erabilitako tresnak



Laburbilduz

- Abstrakzio-maila baxuko garapen osoa.
- Esperimentalki balidatutako sistema.
- Azterketa bibliografiko zabala.
- Irudien eta bestelako baliabideen biltegi irekia.
- Plataforma ezberdinetan, tresna ireki eta askeekin egindako dokumentazioa.

Deskribapen orokorra

