This document is the Accepted Manuscript version of a Published Work that appear in final form in IEEE Transactions on Power Electronics, 35(8): 8025-8033 (2020), doi: 10.1109/TPEL.2020.2964272.

"© 2020 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works."

# Wide Bandgap semiconductor HF-oscillation attenuation method with tuned gate RLC filter

I. Aretxabaleta <sup>(D)</sup>, I. Martinez de Alegria <sup>(D)</sup>, J. I. Garate <sup>(D)</sup>, A. Matallana <sup>(D)</sup>, J. Andreu <sup>(D)</sup> Universidad del País Vasco / Euskal Herriko Unibertsitatea (UPV/EHU)

Abstract—Wide Bandgap (WBG) transistors provide better switching performance and higher operating temperatures compared to state of the art Si devices and are suited for high frequency applications due to very short switching times. The main obstacle for implementation of WBG transistors at full potential is the high frequency oscillation in voltage and current during switching transients. Oscillations arise from resonance due to parasitic and device inductances and capacitances. Introduction of WBG transistors depends on the elimination of these oscillations and their negative effect on the performance of power converters. Good layout practice is mandatory, but there is a limit to the reduction of these parasitics and, often, slowing of the semiconductor switching time must be applied. This paper presents a simple methodology for the attenuation of the negative effects of WBG transistor high frequency oscillations without increasing rise and fall times. The proposed methodology is based on determination of the source of feedback resonant frequency between gate and power loops using network analyzer measurement on PCB and utilization of tuned RLC filter. Experimental application of the methodology shows direct relationship between loop resonant frequency and voltage and current oscillations. The proposed method reduces power losses, high frequency oscillations and EMI.

Index Terms—WBG, switching oscillation, switching losses, RLC filter.

# I. INTRODUCTION

Wide Bandgap (WBG) transistors have been introduced in power converters in order to improve several characteristics such as switching frequency, switching power losses, conduction losses, operating temperature and volume [1]– [3]. Comparative studies regarding efficiency and switching frequency between WBG semiconductors and Si devices seem to confirm a reduction in power losses of between 30% and 70% [4]–[22].

In spite of their advantages, the use of WBG devices presents high frequency gate-loop and power-loop oscillations due to parasitic effects (figure I, and great research effort has been oriented to reduce such parasitic effects and oscillation in the gate circuits [23]–[37].

Several solutions for oscillation suppression, with different levels of complexity have been presented:

- 1) Optimization of the designed layout in order to reduce general parasitic effects, and use low inductance devices [38]. External capacitor  $C_{GDext}$  (figure 1(b)) is critical and needs to be reduced by means of good layout design, and low  $R_{DS(on)}$  and low inductive packages are required when using encapsulated semiconductors.
- 2) Introduction of snubber circuits. This solution, assisted by a snubber capacitor, reduces MOSFET  $V_{DS}$  ringing



Figure 1. Commutation cell structure and PCell parasitic components.



Figure 2.  $R_{Gate}$  influence at switching on [43].

generated by the MOSFET, DC bus capacitor loop, but not those generated in the MOSFET gate-loop [39], [40].

- 3) Increase of gate resistance  $R_{Gate}$  [41]–[43]. An increment in the gate resistance slows down MOSFET current rising and falling time, reducing the oscillations (figure 2), at the expense of increasing switching time.
- 4) Use of ferrite beads on  $L_{Gate}$  series path to attenuate the gate-loop oscilation [44], [45]. In this case, there is an increase of gate series inductance path, with similar results to increasing gate resistance.
- 5) Using Active Gate Driver (AGD) solutions [46]–[49]. This solutions require complex gate driver design.

These solutions either slow the switching waveforms of WBG transistors or require complicated gate drive designs. This paper proposes a novel methodology to determine the main oscillation source and a tuned RLC filter in the gate circuit to eliminate or attenuate the aforementioned oscillations. In section II the source of high frequency oscillations is studied. Section III presents a new method to tune a gate RLC filter trap to minimize high frequency oscillations. An experimental setup for validating the method is described and the validation results are presented in section IV. These results show that this methodology can improve power designs and switching waveforms in power converters with WBG transistors are improved with a low cost and simple method.

# II. OSCILLATION SOURCES

Figure 1(a) shows a typical branch present in many power converter topologies, such as inverters, DC/DC converters, etc. The branch can be separated into two commutation cells formed by an upper MOSFET  $(Q_1)$  and a lower Diode  $(D_2)$  and, alternatively, by an upper diode  $(D_1)$  and a lower MOSFET  $(Q_2)$ . The upper MOSFET  $(Q_1)$  switches its current with the lower diode  $(D_2)$  when the load current is positive (this pair will be named PCell). The lower MOSFET  $(Q_2)$ switches its current with the upper diode  $(D_1)$  when the current is negative (this pair will be named NCell). Positive load current will circulate through the PCell and negative load current will circulate through the NCell.

Figure 1(b) shows the PCell with its parasitic elements, including intrinsic MOSFET capacitances ( $C_{GD}$ ,  $C_{GS}$  and  $C_{DS}$ ), diode capacitance ( $C_P$ ), PCB or power module inductances ( $L_{Gate}$ ,  $L_S$ ,  $L_D$ ,  $L_{Diode}$  and  $L_{Gateext}$ ), and the externally added capacity ( $C_{GDext}$ ) introduced by the PCB and the power module.

The oscillations of voltage and current during MOSFET switching can induce oscillations in the gate-loop through  $L_S$ and  $C_{GD}$  reducing performance [29]. Gate inductance ( $L_{Gate}$ and  $L_{Gateext}$ ) is a key parameter in the gate-loop to provide stability to the application. Its value should be kept low and it should not exceed a few tens of nano Henries. High frequency oscillations in the gate can lead to Miller parasitic turn-on arising from the oscillations in  $C_{GS}$  [26].

The loop formed by the external parasitic capacitor  $C_{GDext}$ , intrinsic MOSFET capacitor  $C_{GD}$ ,  $L_D$  and  $L_{Gate}$  generate ringing [38]. These parameters are mainly affected by the layout design. This loop is affected by dv/dt and di/dt that exist during MOSFET switching, generating high frequency oscillating waveforms.

SiC MOSFETs have higher values of reverse transfer capacitance ( $C_{rss}$ ) when compared to similar rating Si devices. A large  $C_{rss}$  capacitor can increase the possibility of having oscillations and consequently there may be a parasitic turn-on [27]. Another critical source of oscillations is the MOSFET-todiode path inductance,  $L_s$ . It causes overshoot on MOSFET current at turn on, and voltage overshoot at turn off [28].

## **III. RLC FILTER AND TUNING METHODOLOGY**

Direct observation of MOSFET drain current  $(I_{DS})$ , drain to source voltage  $(V_{DS})$  and gate voltage  $(V_{GS})$  often shows a match between the oscillation frequency of input gate and output current and voltage waveforms. Feedback from gate to power loop, and vice versa, amplifies the resonance, and pernicious high frequency oscillations arise in the MOSFET current and voltage.

A simple but effective solution to reduce amplification of the oscillations through the gate voltage consists on identifying the oscillation frequency, adding an RLC filter tuned to the



Figure 3. Gate driver circuit and proposed RLC filter.



(b) Method - Parasitics schematic.

Figure 4. RF response analysis method.

feedback loop oscillation frequency. An adequately tuned RLC trap can avoid oscillation feedback between the power and gate loops and mitigate the high frequency oscillations in the voltage and current waveforms of the power converter. The RLC filter should be located as close to the gate as possible (figure 3). This will reduce the amount of feedback current leaking into the MOSFET gate and it will attenuate the power oscillations.





Figure 5. Setup for  $f_{oscillation}$  determination and measurement results for S parameters.



(a) Oscillation frequency - PCell.



(b) Oscillation frequency - Cree Evaluation Kit.



(c) Oscillation frequency - GaN.

Figure 6. Results for  $f_{oscillation}$ .

Figure 4 shows the test setup to determine the main resonant oscillation frequency ( $f_{oscillation}$ ) in the design. A network analyser is used to measure power gain between port 2 and port 1 (coefficient  $S_{21}$ ) and the reflection coefficient at port 1 (coefficient  $S_{11}$ ) of the circuit. This measurement does not require application of power in the circuit for polarization, and it can be done without connection of the source and the load. The oscillation frequency,  $f_{oscillation}$ , can be detected as the resonant frequency in the frequency response of parameters  $S_{21}$  and  $S_{11}$ .  $V_{DS}$  is connected to port 2, and  $V_{GS}$  to port 1, and a sweep is made at the desired range of frequencies, usually between 30kHz and 100MHz.

The filter inductance and capacitance values are calculated from:

$$f_{oscillation} = 1/(2\pi\sqrt{LC}) \tag{1}$$

And the series quality factor of the resonant filter is:

$$Q_s = (\sqrt{L/C})/R \tag{2}$$



(a) Gate driver, Buck converter and connection location.

Figure 7. PCell Buck converter.



Figure 8. Buck with PCell power circuit.

Selecting a proper value of the filter resistor is important in order to obtain an optimum  $Q_s$  value in the filter. If the resistor value is too high, the filter will not divert the feedback current. If the value is too low, part of the gate current that should turn on the MOSFET is diverted. As it will be presented in the following section, experimental results have shown that  $Q_s$  values in the range of 1 to 0.5 present the best results.

# IV. EXPERIMENTAL SETUP AND RESULTS

Experimental tests have been done in order to validate the proposal of the main oscillation frequency source and the effect of the gate tuned RLC filter.

## A. Determination of main oscillation frequency

In order to confirm the relationship between the resonant frequency of the gate-power loop and the high frequency oscillations, the proposed methodology has been implemented in a Buck converter with three different power circuits with WBG semiconductors. All three circuits have been operated working as a PCell in a Buck converter (figure 8) The first circuit is a proprietary design of a PCell with a SiC MOSFET and a SiC diode (PCell). The second circuit is a Half Bridge SiC demo Board CRD8FF1217P-1 manufactured by Cree (Cree). The third circuit is a Half Bridge GaN demo Board manufactured by EPC (GaN) (table I).

Before operating the Buck converter, determination of foscillation has been done using a HP 8753E RF Network

Table I TESTED CIRCUITS CHARACTERISTICS.

	PCell	Cree-cell	GaN-cell
$\begin{array}{c} \text{MOSFET} \\ \text{Diode} \\ V_{in}, V_{out}, I_{out} \\ f_{oscillation} \end{array}$	SCT3120AL	C2M0080120D	EPC2021
	C3D25170H	C4D20120D	EPC2021 intrinsic diode
	200V, 100V, 10A	200V, 100V, 10A	24V, 12V, 20A
	5.95 MHz	18.11 MHz	13.30 MHz

Analyzer (figure 5). The measured resonant frequencies for the three circuits are shown in table I and figure 5.

The buck converter has been operated using the three proposed circuits (PCell, Cree Cell and GaN Cell) and the ringing in  $V_{ds}$ ,  $I_d$  and  $V_{qs}$  has been measured. Figure 6 shows the voltage and current waveforms in the three circuits, with a full coincidence between the measured resonant frequency in the  $S_{21}$  and  $S_{11}$  parameters and the ringing oscillations in the power converters, confirming the feedback effect between oscillations in the gate and the power stage.

## B. Effect of gate RLC tuned filter

A RLC filter has been designed using the measured  $f_{oscillation} = 5.95 MHz$  in the network analyser for the PCell proprietary circuit. The values of L and C in the circuit are selected to achieve the desired resonant frequency, and the resistor R value is chosen to achieve various quality factor values for Q (table II).

Figure 7(a) shows the PCell Buck converter test setup. The MOSFET and the diode in the PCell are below the PCB on top of a heatsink with forced air cooling. The circuit is divided into two main parts: the PCell power stage in a buck converter and the gate driver using a push-pull configuration. Figure 7(b) shows the Copper areas in the PCB in order to minimize parasitic inductance in the power loop. The gate driver circuit is implemented using a push-pull circuit in order to improve the gate signal integrity by reducing the gate-loop and minimizing external capacitor  $C_{GDext}$ . External gate resistors  $R_{on}$  and  $R_{off}$  are set to 0  $\Omega$ ; thus, the total gate resistance is only the internal gate resistor, i.e., 18  $\Omega$ . Even after implementing recommended PCB good design practice, obtaining a 25 nH parasitic inductance in the gateloop, including TO-247, measured using a Wayne Kerr 6440B precision component analyzer, snubber and proper gate driver design, ringing still takes place due to high switching speed of SiC devices and minimum parasitic inductances on both power-loop and gate-loop.



Figure 9. SiC MOSFET temperature for different  $Q_s$  values. Thermal camera: Flir T62101.

	MOSFI	ET switching	energy		
	$Q_s$	$E_{on}$ ( $\mu$ J)	$\mathrm{E}_{off}~(\mu\mathrm{J})$	$E_{total}~(\mu J)$	P (W)
Without RLC	-	259.96	10.36	270.32	16.22
Well DLC	R= 8 Ω, Q=2.21	236.98	24.44	261.42	15.69
WILL KLC	$R = 3 \Omega, Q=0.89$	218.05	29.53	247.58	14.85
I 47 -IL C 16 -E	R= 2 Ω, Q=0.59	214.86	34.05	248.91	14.93
L=4/ nH, C=15 nF	R=0,8 Ω, Q=0.22	257.61	7.77	265.38	15.92
	Diode	e switching e	nergy		
	$Q_s$	Eon (µJ)	$\mathrm{E}_{off}~(\mu\mathrm{J})$	$\mathrm{E}_{total}~(\mu\mathrm{J})$	P (W)
Without RLC	-	2.46	16.73	19.20	1.15
With RLC	R= 8 Ω, Q=2.21	10.08	7.28	17.36	1.04
	$R = 3 \Omega, Q=0.89$	13.68	21.05	34.73	2.08
I - 47 pH C-15 pE	R= 2 Ω,Q=0.59	9.62	27.76	37.38	2.24
L=47 nn, C=13 nr	R=0,8 Ω, Q=0.22	10.83	12.38	23.21	1.39
	Total system p	ower losses (	$V_{in} = 200 V$	)	
	$Q_s$	I <sub>in</sub> (A)	$V_{out}$ (V)	$I_{out}$ (A)	Losses (W)
Without RLC	-	5.032	94.40	10.00	62.40
With RLC	R= 8 Ω, Q=2.21	5.025	94.40	10.00	61.00
with RLC	$R = 3 \Omega, Q=0.89$	5.013	94.20	10.00	60.60
I = 47 nH C=15 nF	R= 2 Ω,Q=0.59	5.018	94.33	10.00	60.30
L=4/ III, C=13 IIF	R=0,8 Ω, Q=0.22	5.009	94.00	10.00	61.80

Table II System Power Losses.

The attenuation of ringing oscillation produces a reduction in overall system power losses. MOSFET switching losses  $(E_{on} \text{ and } E_{off})$ , diode switching losses  $(E_{rec})$  and total system power losses have been measured without the proposed RLC filter and using RLC filters with different Q factor. Results are shown in table II. These results use only average current values and they show only a small reduction in power losses. However, there is a considerable reduction in MOSFET switching power losses (all the power loss difference is switching power loss, conduction power loss are identical with and without tuned RLC filtering) and additional power losses mainly associated in wiring and inductor, because core losses and proximity losses are highly reduced when the current oscillations are reduced. Although switching power losses may be increased in the diode, this power losses are compensated by the improvements in the system and the overall result is the possibility to increase the switching frequency of the converter. In order to show that real power losses are higher than estimated with average currents in the input and output of the converter, thermal imaging analysis has been performed in the switching MOSFET. The results are shown on figure 9. The temperature in the MOSFET is considerably reduced when the tuned RLC filter is used, with a maximum temperature reduction (associated to the switching loss reduction) with a quality factor of  $Q_s = 0.89$ . In this case, the temperature falls from 62.7°C to 50.9°C with the same output power.

Figure 10 presents the result of introducing a tuned RLC filter in the MOSFET gate in the case of  $Q_s = 0.89$ . In all cases, a positive waveform oscillation reduction is observed when the tuned RLC filter is introduced (black waveforms) compared to the conventional gate without filter (grey waveforms). Furthermore, additional improvement is achieved by using the RLC filter. Current and voltage overshoots are reduced drastically, by about 90% in voltage overshoot, and a current overshoot reduction of around 35-50%.

# C. Near Field Electromagnetic Analysis

The tuned RLC filter circuit employed to damp the SiC MOSFET gate-oscillation during the switching transitions attenuates considerably radiated EMI in the converter, because it operates as an RF trap. The frequency transfer function is of second order, which implies a slope of 12 dB/oct around the resonant frequency and 6 dB/oct far for the center frequency, as the equivalent RLC impedance becomes pure inductive (higher frequencies) or capacitive (lower frequencies). The series resistance and the equivalent inductance series resistance are the parameters that determine the attenuation bandwidth and the attenuation provided by the circuit.

The study and analysis in the time domain of the RLC circuit performance shown in figure 10 is complemented with measurements of near field electromagnetic emissions of the buck converter. The test set-up employs H near field probes with a frequency range of 9 kHz to 30 MHz. The attenuation path and floor noise of the test set-up is calibrated previously by using the attenuation and floor noise values.

Table III and figure 11 provide H field measurement. Results show that the emissions are mainly within the cell switching frequency range from 9 kHz to 1 MHz, which certifies that the over-damping in the transitions of the switching signal are produced by current loops that generate near H fields, while







(b) Diode ON transient current.

∢ ດ

500

20

(Y) SOI

-10

300

200

€ ₽

0

-100

0

0

100











(f) Diode ON transient voltage.

200

300

Time (ns)

400

500

100



(g) MOSFET OFF transient voltage.

(h) MOSFET ON transient voltage.

(d) MOSFET ON transient current.

200

300

Time (ns)

400



 Table III

 MAGNETIC FIELD SIGNAL COMPARISON 9 KHz-30 MHz.

	$Q_s$	3.20 MHz	8.42 MHz	11.48 MHz	18.00 MHz
Without RLC	-	-27.91 dBm	-35.14 dBm	-30.41 dBm	-40.32 dBm
With RLC	Q=2.21	-28.91 dBm	-38.43 dBm	-32.23 dBm	-47.23 dBm
	Q=0.89	-30.65 dBm	-40.46 dBm	-33.28 dBm	-49.70 dBm
L=47 nH, C=15 nF	Q=0.59	-29.24 dBm	-39.82 dBm	-31.17 dBm	-45.61 dBm
	Q= 0.22	-30.56 dBm	-38.83 dBm	-32.25 dBm	-43.59 dBm



Figure 11. Measurements of EMI spectrum. Analyser: Agilent N9320B; Probe: Rohde & Schwarz 633.0740.00.

the E field in the same frequency range does not produce any noticeable field. H emissions produced by the cell with the tuned RLC filter are, approximately and for the worst case, 3 dB lower that those produced by the circuit without RLC, which implies a reduction of 50% in power losses.

# D. Increase gate resistor or use tuned gate RLC filter?

Increasing the gate resistor increases the switching time and reduces the oscillations. In order to compare the effect of increasing gate resistor with introducing the tuned gate RLC filter the Buck PCell converter has been tested with various gate resistor values, with and without the tuned RLC filter. The results are summarized in table IV. Increasing the gate resistor reduces oscillation and reduces overall power loss in the system. The reason for this is that, even if switching time is increased, the current and voltage overshoot are reduced, and the effect of ringing is mitigated, reducing high frequency loss around the converter. However, the introduction of the tuned gate RLC filter always improves the performance. It can be observed that introducing the tuned gate RLC filter with 1.3 ohm resistor is more beneficial than increasing the gate resistor to 20 ohm.

Figure 12 shows the oscillation reduction in the MOSFET current and voltage at turn on with and without RLC tuned filter with gate resistor values 1.3  $\Omega$  and 20  $\Omega$ .

Table IV System behaviour with different  $R_{Gate}$  values

$R_{Gate}(\Omega)$	RLC	Vin (V)	Iin (A)	Vout (V)	Iout (A)	Losses (W)
20	With	200.2	2.62	93.7	5.00	56.02
	Without	200.2	2.72	95.8	5.00	65.54
10	With	200.4	2.66	96.7	5.02	47.88
	Without	200.4	2.80	96.7	5.06	72.07
4.6	With	200.4	2.68	98.0	5.02	45.06
	Without	200.4	2.83	96.4	5.06	79.35
1.3	With	200.4	2.71	98.8	5.05	44.14
	Without	200.4	2.86	96.5	5.06	84.60





Figure 12. Results for oscillations at different  $R_{Gate}$  values.

# E. Tuned gate RLC filter in GaN devices

Similar tests have been done for the GaN setup. Due to the reduced size of the design modifications and measurements could not be done for all the parameters, but the oscillations where clearly reduced when the tuned gate filter was introduced, as shown in Figure 13 with a buck converter switching at 1 MHz. The figure presents the Buck inductor current with (green line) and without (blue line) the tuned gate RLC filter.



Figure 13. EPC9203 - Current at output inductance

### V. CONCLUSIONS

The amplification of oscillations through feedback loops (at resonant frequencies) do not allow to use the full potential in power electronics of high switching frequency WBG semiconductors. This paper presents a novel but simple method to determine the main oscillation loop source and attenuate the adverse effect of these oscillations, introducing a gateoscillation frequency tuned RLC filter at the main oscillation frequency reflected from the power loop to the gate loop.

The effect of gate-oscillation frequency tuned RLC filter has been tested. Experimental results show that the RLC trap is effective against the feedback of the power loop in the appearance of gate voltage oscillation. Mitigating gate oscillations have positive effects on key parameters of the power converter, such as voltage and current overshoot, overall power loss and radiated EMI. Thus, higher switching frequencies can be achieved at a negligible extra cost. Considerable temperature reduction in the switching SiC MOSFET and EMI noise reduction are achieved with the proposed method without the complication and added complexity of Active Gate Drive solutions.

Measurements point out that a quality factor  $(Q_s)$  of the RLC trap between 0.5 and 1 provides best results, because with these values there is a compromise between oscillation filtering while still maintaining the necessary drive current in the gate.

The method is a better alternative to increasing gate resistor, because the oscillations are reduced without renouncing to the high switching speeds of WBG devices.

### ACKNOWLEDGMENT

This work has been supported financially by the Government of the Basque Country within the fund for research groups of the Basque University system IT978-16 and by the Government of the Basque Country within the research program ELKARTEK as the project ENSOL (KK-2018/00040).

### REFERENCES

- J. Biela, M. Schweizer, S. Waffler, and J. W. Kolar, "SiC versus Si," *IEEE Transactions on Industrial Electronics*, vol. 58, no. 7, pp. 2872– 2882, July 2011.
- [2] J. Millán, P. Godignon, X. Perpiñà, A. Pérez-Tomás, and J. Rebollo, "A survey of wide bandgap power semiconductor devices," *IEEE Transactions on Power Electronics*, vol. 29, no. 5, pp. 2155–2163, May 2014.

- [3] D. Han, S. Li, Y. Wu, W. Choi, and B. Sarlioglu, "Comparative Analysis on Conducted CM EMI Emission of Motor Drives: WBG Versus Si Devices," *IEEE Transactions on Industrial Electronics*, vol. 64, no. 10, pp. 8353–8363, Oct 2017.
- [4] T. Zhao, J. Wang, A. Huang, and A. Agarwal, "Comparisons of SiC MOSFET and Si IGBT based motor drive systems," 2007, pp. 331–335.
- [5] M. Chinthavali, P. Otaduy, and B. Ozpineci, "Comparison of Si and SiC inverters for IPM traction drive," 2010, pp. 3360–3365.
- [6] J. Biela, M. Schweizer, S. Waffler, and J. Kolar, "SiC versus Si - Evaluation of potentials for performance improvement of inverter and DCDC converter systems by SiC power semiconductors," *IEEE Transactions on Industrial Electronics*, vol. 58, no. 7, pp. 2872–2882, 2011.
- [7] C. Wilhelm, J. Thoma, and D. Derix, "Analysis of power losses of a grid connected PV inverter with Si- and SiC-transistors for generation of reactive power," 2013.
- [8] T. Kim, M. Jang, and V. Agelidis, "Experimental performance evaluation of SiC BJT and Si MOSFET for 1.2 kW 300 kHz boost converter as a solar PV pre-regulator," 2014, pp. 284–288.
- [9] S. Hazra, A. De, S. Bhattacharya, L. Cheng, J. Palmour, M. Schupbach, B. Hull, and S. Allen, "High switching performance of 1.7kV, 50A SiC power MOSFET over Si IGBT for advanced power conversion applications," 2014, pp. 3447–3454.
- [10] M. Swamy, J.-K. Kang, and K. Shirabe, "Power loss, system efficiency, and leakage current comparison between Si IGBT VFD and SiC FET VFD with various filtering options," 2014, pp. 5828–5835.
- [11] J. Jordan, V. Esteve, E. Sanchis-Kilders, E. Dede, E. Maset, J. Ejea, and A. Ferreres, "A comparative performance study of a 1200 v Si and SiC MOSFET intrinsic diode on an induction heating inverter," *IEEE Transactions on Power Electronics*, vol. 29, no. 5, pp. 2550–2562, 2014.
- [12] J. Nicolas-Apruzzese, E. Maset, S. Busquets-Monge, V. Esteve, J. Bordonau, A. Calle-Prado, and J. Jordan, "Efficiency comparison between SiC- and Si-based active neutral-point clamped converters," vol. 2015-June, no. June, 2015, pp. 3058–3063.
- [13] J. Rabkowski and T. Platek, "Comparison of the power losses in 1700V Si IGBT and SiC MOSFET modules including reverse conduction," 2015.
- [14] T. Bertelshofer, R. Horff, A. Maerz, A.rz, and M.-M. Bakran, "A performance comparison of a 650 V Si IGBT and SiC MOSFET inverter under automotive conditions," 2016, pp. 653–660.
- [15] Y. Ando, T. Oku, M. Yasuda, Y. Shirahata, K. Ushijima, and M. Murozono, "Comparative study of SiC- and Si-based photovoltaic inverters," vol. 1807, 2017.
- [16] S. Alharbi, S. Alharbi, A. Al-Bayati, and M. Matin, "A comparative performance evaluation of Si IGBT, SiC JFET, and SiC MOSFET power devices for a non-isolated DC-DC boost converter," 2017.
- [17] G.-J. Su, "Comparison of Si, SiC, and GaN based Isolation Converters for Onboard Charger Applications," 2018, pp. 1233–1239.
- [18] M. Rahman, P. Niknejad, and M. Barzegaran, "Comparing the performance of Si IGBT and SiC MOSFET switches in modular multilevel converters for medium voltage PMSM speed control," vol. 2018-February, 2018, pp. 1–6.
- [19] T. Kestler, V. Damec, and M.-M. Bakran, "Differences in Dimensioning SiC MOSFETs and Si IGBTs for Traction Inverters," 2018.
- [20] A. Kempitiya and W. Chou, "An electro-thermal performance analysis of SiC MOSFET vs Si IGBT and diode automotive traction inverters under various drive cycles," 2018, pp. 213–217.
- [21] M. Kasprzak and K. Przybyla, "Comparison of 300 kHz Class D-ZVS inverters for induction heating with MOSFET transistors based on Si and SiC," *Przeglad Elektrotechniczny*, vol. 94, no. 3, pp. 60–64, 2018.
- [22] L. Zhang, X. Yuan, X. Wu, C. Shi, J. Zhang, and Y. Zhang, "Performance Evaluation of High-Power SiC MOSFET Modules in Comparison to Si IGBT Modules," *IEEE Transactions on Power Electronics*, vol. 34, no. 2, pp. 1181–1196, 2019.
- [23] A. Lemmon, M. Mazzola, J. Gafford, and C. Parker, "Stability considerations for silicon carbide field-effect transistors," *IEEE Transactions* on Power Electronics, vol. 28, no. 10, pp. 4453–4459, Oct 2013.
- [24] J. Rabkowski, D. Peftitsis, and H. Nee, "Silicon carbide power transistors: A new era in power electronics is initiated," *IEEE Industrial Electronics Magazine*, vol. 6, no. 2, pp. 17–26, June 2012.
- [25] J. Wang and H. S.-H. Chung, "Impact of parasitic elements on the spurious triggering pulse in synchronous buck converter," *IEEE Transactions* on Power Electronics, vol. 29, no. 12, pp. 6672–6685, Dec 2014.
- [26] A. Lemmon, M. Mazzola, J. Gafford, and C. Parker, "Gate-Drive Considerations for Silicon Carbide FET-Based Half-Bridge Circuits," *PCIM Europe*, May 2013.

- [27] T. Yanagi, H. Otake, K. Nakahara, and T. Hikihara, "Self-sustained oscillation in half bridge circuit of silicon carbide devices with inductive load," *International Symposium on Nonlinear Theory and its Applications*, pp. 876–879, Dec 2015.
- [28] H. Li and S. Munk-Nielsen, "Challenges in Switching SiC MOSFET without Ringing," *PCIM Europe*, pp. 1–6, May 2014.
- [29] X. Wang, Z. Zhao, Y. Zhu, K. Chen, and L. Yuan, "A comprehensive study on the gate-loop stability of the SiC MOSFET," *IEEE Energy Conversion Congress and Exposition (ECCE)*, pp. 3012–3018, Oct 2017.
- [30] A. Lemmon, M. Mazzola, J. Gafford, and C. Parker, "Instability in half-bridge circuits switched with wide band-gap transistors," *IEEE Transactions on Power Electronics*, vol. 29, no. 5, pp. 2380–2392, May 2014.
- [31] J. Wang, Z. Li, X. Jiang, C. Zeng, and Z. Shen, "Gate Control Optimization of Si/SiC Hybrid Switch for Junction Temperature Balance and Power Loss Reduction," *IEEE Transactions on Power Electronics*, vol. 34, no. 2, pp. 1744–1754, 2019.
- [32] S. Horie, "Analysis of gate voltage oscillation in a module with combination of Si-IGBT and SiC Schottky Diodes," 2018.
- [33] P. Krzysztof, "Verification of power losses in the gate circuit in selected MOSFET transistors based on Si and SiC," *Przeglad Elektrotechniczny*, vol. 94, no. 1, pp. 129–132, 2018.
- [34] S. Yin, K. Tseng, R. Simanjorang, and P. Tu, "Experimental Comparison of High-Speed Gate Driver Design for 1.2-kV/120-A Si IGBT and SiC MOSFET Modules," *IET Power Electronics*, vol. 10, pp. 979–986, 2017.
- [35] K. Saito, T. Miyoshi, D. Kawase, S. Hayakawa, T. Masuda, and Y. Sasajima, "Suppression of self-excited oscillation for common package of Si-IGBT and SiC-MOS," 2017, pp. 427–430.
- [36] S. Frankeser, H. Muhsen, and J. Lutz, "Comparison of drivers for SiC-BJTs, Si-IGBTs and SiCMOSFETs," 2015.
- [37] O. Sivkov, M. Novak, and J. Novak, "Comparison between Si IGBT and SiC MOSFET Inverters for AC Motor Drive," 2019.
- [38] W. Choi, D. Son, M. Hallenberger, and S. Young, "Driving and Layout Requirements for Fast Switching MOSFETs," *Fairchild Semiconductor Power Seminar*, May 2010.
- [39] H. Zaman, X. Wu, X. Zheng, S. Khan, and H. Ali, "Suppression of Switching Crosstalk and Voltage Oscillations in a SiC MOSFET Based Half-Bridge Converter," *Energies*, vol. 11, p. 3111, 11 2018.
- [40] M. Joko, A. Goto, M. Hasegawa, S. Miyahara, and H. Murakami, "Snubber circuit to suppress the voltage ringing for sic device," *PCIM Europe*, pp. 1–6, May 2015.
- [41] K. Wang, X. Yang, L. Wang, and P. Jain, "Instability Analysis and Oscillation Suppression of Enhancement-Mode GaN Devices in Half-Bridge Circuits," *IEEE Transactions on Power Electronics*, vol. 33, no. 2, pp. 1585–1596, Feb 2018.
- [42] P. Xue, L. Maresca, M. Riccio, G. Breglio, and A. Irace, "Investigation on the Self-Sustained Oscillation of Superjunction MOSFET Intrinsic Diode," *IEEE Transactions on Electron Devices*, vol. 66, no. 1, pp. 605– 612, Jan 2019.
- [43] S. Hazra, S. Madhusoodhanan, G. K. Moghaddam, K. Hatua, and S. Bhattacharya, "Design Considerations and Performance Evaluation of 1200-V 100-A SiC MOSFET-Based Two-Level Voltage Source Converter," *IEEE Transactions on Industry Applications*, vol. 52, no. 5, pp. 4257–4268, Sept 2016.
- [44] F. Zhao, Y. Li, Q. Tang, and L. Wang, "Analysis of oscillation in bridge structure based on GaN devices and ferrite bead suppression method," *IEEE Energy Conversion Congress and Exposition (ECCE)*, pp. 391– 398, Oct 2017.
- [45] E. V. J. Hancock, F. Stueckler, "CoolMOS C7: Mastering the Art of Quickness," *Infineon Technologies*, vol. 1, no. 1, pp. 1–30, Apr 2013.
- [46] A. Bagheri, H. Iman-Eini, and S. Farhangi, "A Gate Driver Circuit for Series-Connected IGBTs Based on Quasi-Active Gate Control," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 6, no. 2, pp. 791–799, June 2018.
- [47] H. C. P. Dymond, J. Wang, D. Liu, J. J. O. Dalton, N. McNeill, D. Pamunuwa, S. J. Hollis, and B. H. Stark, "A 6.7-GHz Active Gate Driver for GaN FETs to Combat Overshoot, Ringing, and EMI," *IEEE Transactions on Power Electronics*, vol. 33, no. 1, pp. 581–594, Jan 2018.
- [48] P. Nayak and K. Hatua, "Active Gate Driving Technique for a 1200 V SiC MOSFET to Minimize Detrimental Effects of Parasitic Inductance in the Converter Layout," *IEEE Transactions on Industry Applications*, vol. 54, no. 2, pp. 1622–1633, March 2018.
- [49] A. P. Camacho, V. Sala, H. Ghorbani, and J. L. R. Martinez, "A Novel Active Gate Driver for Improving SiC MOSFET Switching Trajectory," *IEEE Transactions on Industrial Electronics*, vol. 64, no. 11, pp. 9032– 9042, Nov 2017.



**Iker Aretxabaleta** received the B.Sc and M.Sc. degrees in telecommunications engineering, specializing in electronics, from the University of the Basque Country, Bilbao, Spain, in 2014 and 2016, respectively. Since 2016, he is working as a researcher of the Applied Electronic Research Team (APERT) of the Department of Electronic Technology in the University of the Basque Country, Bilbao, Spain. He is currently working toward the Ph.D. degree with the University of the Basque Country, Bilbao. His current research interests include the application of

power electronics in power converters.



**Iñigo Martínez de Alegría** received the B.Sc. and M.Sc. degrees in physics and the Ph.D. degree from the University of the Basque Country, Bilbao, Spain, in 1996 and 2012, respectively. For two years, he was with Ikerlan, a research center in mechatronics applications. Then, he was with Azterlan, a metallurgy research center. Since 2000, he has been an Associate Professor with the University of the Basque Country. His current research interests include application of power electronics to renewable energies.



José Ignacio Garate received the BS, M.S. and Ph.D. degrees in telecommunications engineering from the University of the Basque Country, Bilbao, Spain, in 1994, 1996 and 2010, respectively. From 1994 to 2003, he worked in the R&D departments of Ericsson, Stockholm and Kista, and Ericsson, Madrid. He was Associate Lecturer of the Deusto University from 1998 to 2003. He is an Associate Lecturer at the University of the Basque Country since 2003. His research interest include wireless communications, energy harvesting and power elec-

tronics.



Jon Andreu received the M.S. degree in electronic and control engineering from the University of Mondragon, Mondragon, Spain, in 1997, and the Ph.D. degree in Electronic and Control Engineering from the University of the Basque Country, Bilbao, in 2008. He was with Ideko Research Center, where he was involved in machine tools applications. Since 2002, he has been an Assistant Professor in electronic technology at the Department of Electronic Technology, University of the Basque Country, and in 2011 he became an Associate Professor. His

research interests include power converters and applications of power electronics.



Asier Matallana received the M.S. degree in telecommunication engineering from the University of the Basque Country, Bilbao, Spain, in 2013. Since 2014, he is working as a researcher of the Applied Electronic Research Team (APERT) of the Department of Electronic Technology in the University of the Basque Country, Bilbao, Spain. His main research lines are power electronics related electric and hybrid vehicles, especially the development of power modules. Besides his research work, he is also finishing his Ph. D. studies whose main topic

is focused on the design aspects in order to develop a power converter based on WBG technology, providing new trends and simulation techniques.